Synthesis of information control devices which are transferred to diagnostic network with package composition

  • 442 Views
  • 7 Downloads

Creative Commons License
This work is licensed under a Creative Commons Attribution 4.0 International License

In the context of growing requirements for the reliability of information and a reduction in the time of data delivery, the urgent task is the development of simple and effective means of control as a process of transmission of information and equipment in distributed systems. The problem of diagnosing the efficiency of distributed systems in data exchange networks with packet switching is considered in the paper. The proposed approach to the synthesis of data control devices is most effective in verifying the transmission of a multitude of packet messages over a datagram channel in time division mode and can be used in digital test device diagnostic systems as an initialization analyzer. The practical implementation of the proposed approach allows you to create devices that have achieved a significant reduction in hardware costs and simplify the technical implementation of signature analyzers. In this case, it is not necessary to store the input information, which provides the possibility of using different characteristic of polynomials, by automatically generating this information in the device. Parallel processing of message packets or diagnostic information allows to increase the speed of analyzers, with reception of signatures that equal the signature of a single-channel analyzer. Examples of synthesis of multichannel signature analyzers that are capable of high-speed data reliably process information, localize errors in the information input sequence and determine the number of the false packet in the message or the device from the group of verifiable devices are given.

view full abstract hide full abstract
    • Рисунок 1. Алгоритм обробки повідомлення
    • Рисунок 2. Генератор формування ступенів матриці переходу Sі
    • Рисунок 3. Перший регістр генератора формування ступенів матриці переходу Sі
    • Рисунок 4. Архітектура багатоканального сигнатурного аналізатора
    • Таблиця 1. Ступені матриці S, відповідної поліному P(x) = x4 ⊕ x3 ⊕1
    • Таблиця 2. Ступені матриці S, що відповідає поліному P(x) = x16 ⊕ x12 ⊕ x9 ⊕ x7 ⊕1
    • Таблиця 3. Порівняння необхідного обсягу пам’яті для зберігання ступенів матриці переходу S